



# Taxonomy of Dynamic Power Saving Techniques in Fixed Broadband Networks

Ralph Schlenk<sup>(1)</sup>, Christoph Lange<sup>(2)</sup>, Heiko Lehmann<sup>(2)</sup>, Ron Vleugel<sup>(1)</sup>

<sup>(1)</sup> Alcatel-Lucent Deutschland AG, Thurn-und-Taxis-Straße 10, 90411 Nürnberg, Germany

<sup>(2)</sup> Deutsche Telekom AG, Telekom Innovation Laboratories, Winterfeldtstraße 21, 10781 Berlin, Germany

# OUTLINE

## Introduction & Motivation

Dynamic aspects of load-adaptive networking

Network reconfiguration time characteristics



Measurements and results

Conclusion



# INTRODUCTION

## GENERIC NETWORK ELEMENT MODEL



Lange, C.; Schlenk, R.; Lehmann, H.: Network Element Characteristics for Traffic Load Adaptive Network Operation. In: *13. ITG-Fachtagung Photonische Netze*. Leipzig, 07.–08. Mai 2012.

# OUTLINE

Introduction & Motivation

**Dynamic aspects of load-adaptive networking**


Network reconfiguration time characteristics

Measurements and results

Conclusion



# CLASSIFICATION



# POWER-SAVE TECHNIQUES

## TAXONOMY AND ACTIVATION TIMES

Approach	Subsystem		System	Network			
Rate Adaptation	Dynamic voltage and frequency scaling	CPU P-states	10-100 $\mu$ s	DSL L2 mode	<1 s		
		Memory DVFS	<100 $\mu$ s	Ethernet RPS	20 ms		
Sleeping	CPU C-states (C1, C2)		10-100 ns	DSL L3 mode	<3 s		
	CPU C-states (C3)		50 $\mu$ s	PON dozing	1 $\mu$ s		
	DRAM power-down		<10 ns	PON fast sleeping	<200 $\mu$ s		
	DRAM self refresh		<1 $\mu$ s	PON deep sleeping	–		
	CMOS clock gating		10 ns	EEE low-power idle	1-25 ms		
	CMOS clock and power gating		5 $\mu$ s				
	FPGA suspend techniques		<100 $\mu$ s				
Energy-aware data/traffic control	CPU idle core "hotplug"		5 ms	Ethernet background traffic buffering	5-20 $\mu$ s	Energy-aware routing	
	Power-aware virtual memory		<1 $\mu$ s			Interface shutdown	>10 s
						Line card shutdown	> 30 s
						Chassis shutdown	minutes
						Protocol convergence	n/a



# OUTLINE

Introduction & Motivation

Dynamic aspects of load-adaptive networking

**Network reconfiguration time characteristics**

Measurements and results

Conclusion



# RECONFIGURATION TIME

## SERIAL SWITCHING OF COMPONENTS

### Analytical formulation


- Activation times (switching on)

$$T_{NEON}^S(C_{in}, C_{fi}) = T_{CON} + \sum_{i=1}^{n_{LCON}} T_{LCONi} + \sum_{j=1}^{n_{PGON}} T_{PGONj} + \sum_{l=1}^{n_{PON}} T_{PONj}$$

- De-activation times (switching off)

$$T_{NEOFF}^S(C_{in}, C_{fi}) = T_{COFF} + \sum_{i=1}^{n_{LCOFF}} T_{LCOFFi} + \sum_{j=1}^{n_{PGOFF}} T_{PGOFFj} + \sum_{l=1}^{n_{POFF}} T_{POFFj}$$

### Exemplary result



The capacity differences determine the switching times.



# RECONFIGURATION TIME

## PARALLEL SWITCHING OF COMPONENTS

### Analytical formulation

- Activation times (switching on)

$$T_{NEON}^P(C_{in}, C_{fi}) = T_{CON} + T_{LC_{ON}} + T_{PG_{ON}} + T_{PON} + \dots$$

$$\dots + \Delta T_{ON}(n_{LC} + n_{PG} + n_P)$$


Parameter accounts  
for additional organization effort

- De-activation times (switching off)

$$T_{NEOFF}^P(C_{in}, C_{fi}) = T_{COFF} + T_{LC_{OFF}} + T_{PG_{OFF}} + T_{POFF} + \dots$$


$$\dots + \Delta T_{OFF}(n_{LC} + n_{PG} + n_P)$$

### Exemplary result



Capacity differences and  $\Delta T$  determine the switching times.

# RECONFIGURATION TIME COMPARISON OF SWITCHING STRATEGIES



High  $\Delta T$ :  
Parallel  
switching  
requiring  
larger time

Low  $\Delta T$ :  
Parallel  
switching  
requiring  
smaller  
time

Additional processing organization time  $\Delta T$  is critical.



# OUTLINE

Introduction & Motivation

Dynamic aspects of load-adaptive networking

Network reconfiguration time characteristics

**Measurements and results**

Conclusion



# IMPROVING ACTIVATION TIMES

## DESIGN PRINCIPLES

### Parallelization

e.g. parallel download/activation

### Hardware recovery

e.g. faster resynchronization

### Software recovery

e.g. OS boot time reduction

### Fetch-ahead

e.g. essential configurations first



### Local persistency

e.g. local configuration storage



# IMPROVING ACTIVATION TIMES

## EXAMPLE: LINE CARD ACTIVATION (1)




- Line card (LC) with several port groups (PG)
- Two hardware busses (image bus, config bus)
- Two software processes
  - Equipment management (EM)
  - Transmission management (TM)




# IMPROVING ACTIVATION TIMES

## EXAMPLE: LINE CARD ACTIVATION (2)




- Line card (LC) with several port groups (PG)
- Two hardware busses (image bus, config bus)
- Two software processes
  - Equipment management (EM)
  - Transmission management (TM)




# IMPROVING ACTIVATION TIMES

## EXAMPLE: LINE CARD ACTIVATION (3)




- Line card (LC) with several port groups (PG)
- Two hardware busses (image bus, config bus)
- Two software processes
  - Equipment management (EM)
  - Transmission management (TM)




# IMPROVING ACTIVATION TIMES

## EXAMPLE: LINE CARD ACTIVATION (4)



- Line card (LC) with several port groups (PG)
- Two hardware busses (image bus, config bus)
- Two software processes
  - Equipment management (EM)
  - Transmission management (TM)





# OUTLINE

**Introduction & Motivation**

**Dynamic aspects of load-adaptive networking**

**Network reconfiguration time characteristics**

**Measurements and results**

**Conclusion**



# CONCLUSION

## Taxonomy

- Categorization of power management techniques according to their temporal properties
- Network-level technologies most critical with respect to network performance degradation  
→ Coordination required, e.g. by an energy-aware control plane

## Model

- Modeling of network resource activation processes  
→ Extension of the network element power-vs-capacity model
- Evaluation of serial and parallel switching strategies

## Optimization

- Analysis of a current-generation OTN network element
- Serial line card activation process optimized (from 140 sec to 61 sec for two line cards)
- Challenges observed when software process split does not match hardware partitioning



AT  
THE  
SPEED  
OF  
IDEAS™

